Design an op-code to allow
the following to be encoded in a
32-bit instruction: a)
14 instructions with one 22-bit
address and 4-bit register number; b) 720 instructions with
one 12-bit address and 5-bit
register number; c) 128 instructions
with two 12-bit addresses and 2-bit
register number.